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ABSTRACT
This thesis is motivated by the desire for power electronics designers to create
power electronic converters that have high energy density (are very small)
and high efficiency (few losses). Switched-capacitor (SC) topologies that uti-
lize the high energy density of capacitors are a candidate for fulfilling these
two criteria. However, there are inherent limitations in conventional switched
capacitor converters where a designer is required to make a trade-off between
efficiency and capacitor energy density utilization. One way to overcome this
obstacle is to utilize resonance in a SC converter. This work proposes a res-
onant, voltage step-up Dickson SC converter. A single inductor is utilized to
achieve zero current switching of all transistors, which allows for high switch-
ing frequency and high conversion efficiency. A split-phase control scheme is
used in order to eliminate the current transients associated with the Dickson
SC converter and the resultant power loss. Employing these techniques, a
Dickson SC converter prototype is implemented with GaN transistors. The
converter is able to achieve high power density while maintaining high effi-
ciency because of the control techniques that are employed.
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CHAPTER 1
INTRODUCTION
Switched-capacitor (SC) converters have the potential to increase the power
density of power electronic circuits [1, 2]. This is possible because capacitors
have energy densities that are orders of magnitude greater than those of
inductors, and in many cases, capacitors are also lighter and less costly. SC
converters can also achieve high efficiency at high voltage conversion ratios
due to the modular nature of the converter topologies. Because of these
advantages, SC converters have been an active topic of research in the power
electronics community [3, 4, 2, 5].
However, there are drawbacks associated with SC converters that must be
addressed. One major challenge is the inherent charge sharing loss in the
slow switching limit region of operation [6, 7, 8, 2], during the charging and
discharging process of capacitors. When charging a capacitor with a voltage
source or another capacitor, a transient current spike occurs due to the volt-
age difference between the two components, which causes high power loss.
As a result, SC converters need high switching frequencies or large capacitors
in order to minimize this voltage difference and the associated losses. There-
fore, for highly efficient SC converters, the high energy density of capacitors
is not utilized to its full potential due to the small capacitor voltage ripple re-
quired for efficient operation. Increasing the switching frequency introduces
a trade-off between the switching losses and these charging sharing losses,
while increasing the capacitor values introduces a trade-off between power
density and the charge sharing losses. These trade-offs are fundamental to
conventional SC converters and cannot be overcome with traditional design
and control techniques.
Soft-charging SC converters [9, 10, 11, 12] and resonant SC converters
[13, 14, 15, 16, 3, 17, 18] have been proposed to eliminate these current tran-
sients, both by introducing inductive elements in the SC converters. Reso-
nant SC converters can eliminate the charge sharing loss while simultaneously
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reducing the switching losses by achieving zero current switching. In reso-
nant operation, the current through the switches naturally ramps down to
zero before the switches are turned off, and current ramps up from zero after
switches are turned on, eliminating the impulse current that causes the charge
sharing loss. It also minimizes the loss incurred by having simultaneous high
voltage across a switch and current through it during switching. Therefore,
a resonant SC converter has the potential to achieve both higher efficiency
and higher power density than a conventional SC converter. Resonant SC
converters can be constructed with one [19, 14, 18] or more [20, 16, 15, 21]
inductors. Considering the difficulty in parameter matching and desire for
low converter volume, this thesis focuses on resonant SC converters with only
one resonating inductor.
In order to achieve both high power density and high efficiency, a designer
must carefully choose a SC topology. Important considerations include volt-
age ratings of switches and capacitors and the number of switches, capacitors,
and inductor(s) required for resonant operation. This work presents a reso-
nant, step-up Dickson SC converter with a single inductor. The device rating
requirements in a Dickson converter also make it an attractive option. Zero
current switching is realized on all switches, made possible by an inductor
at the low voltage side and the split-phase control scheme [22] which is the
key enabling technology that allows fully resonant operation with a single
inductor. A 25 V to 100 V, 1.2 MHz converter prototype is implemented to
demonstrate the effectiveness of the approach.
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CHAPTER 2
THE TWO-PHASE RESONANT DICKSON
SWITCHED CAPACITOR CONVERTER
2.1 Two-Phase Resonant Dickson Converter
Characteristics
The Dickson converter [23, 24] is a popular SC converter topology due to
its efficient utilization of switches [25]. A circuit diagram of a 1-to-4 reso-
nant Dickson converter is shown in Fig. 2.1. In phase 1 switches S2, S4, S6,
and S8 are closed, and in phase 2, switches S1, S3, S5, and S7 are closed.
The resultant equivalent circuit phases can be seen in Fig. 2.2. This topol-
ogy achieves a 1-to-4 voltage conversion ratio while maintaining relatively
low switch stresses. All switches are rated for the input (low voltage side)
voltage except for switches S6 and S7, which are rated for twice the input
voltage. The low voltage stress on the switches enables the Dickson converter
to operate at high switching frequencies, thereby reducing the volume of the
passive components and increasing the power density of the converter. How-
ever, the flying capacitors C1, C2, and C3 are rated at Vin, 2×Vin, and 3×Vin
respectively, having relatively large energy storage requirements and offset-
Figure 2.1: Circuit diagram of a resonant 1-to-4 Dickson SC converter.
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Figure 2.2: Two-phase operation of a resonant 1-to-4 Dickson converter.
ting the benefit of high switching frequency. Therefore, Dickson converters
would greatly benefit from resonant techniques, which reduce losses caused
by current transients and significantly reduce the required capacitance of
flying capacitors.
Resonance can be introduced in a Dickson converter by adding a small
inductor in series with the input voltage source, as shown in Fig. 2.1. This
concept is desirable because it could mitigate the undesirable current tran-
sients previously described. The cause of these lossy transients is well known
[6, 7, 8, 2]. Since capacitors cannot change voltage instantaneously and en-
ergy is transferred from the input to output of a SC converter based on
capacitors being charged by and discharged into other capacitors, capacitor
voltage mismatches are applied across parasitic resistances of the converter.
The addition of an inductor will reduce the magnitude of current transients
caused by these voltage mismatches. This is because the rate of change of
current in an inductor is proportional to the voltage across the inductor. The
voltage mismatch is now across the inductor instead of being across parasitic
resistances, which can greatly reduce losses in the converter.
This phenomenon can be shown by looking at the idealized model of a
Dickson converter, which is shown in Fig. 2.3. The output impedance vs.
frequency is plotted before and after adding the inductor in Fig. 2.4. To
understand why the inductor is added, a Dickson converter without an in-
ductor will be described first. At low frequencies, the output impedance
(which is proportional to losses in the converter) approaches the slow switch-
ing limit (SSL) and is increasing exponentially because of the large spiky
currents in the converter, as shown in Fig. 2.5. At high frequencies, the out-
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Figure 2.3: Equivalent model of SC
converter. Figure 2.4: Simulated output
impedance of the Dickson converter.
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Figure 2.5: Capacitor C1 current in
SSL.
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Figure 2.6: Capacitor C1 current in
FSL.
put impedance approaches the fast switching limit (FSL) which is a constant
value. This is because the current within components during each phase is
fairly constant as shown in Fig. 2.6. This phenomenon is well known in SC
converters and gives a designer an inherent tradeoff between capacitor energy
density utilization and efficiency.
In resonant operation, the inductor resonates with the flying capacitors of
the converter, resulting in a rectified sinusoidal current through the inductor.
Figure 2.7 illustrates this concept by showing the phase signal and input cur-
rent of the proposed Dickson topology. As can be seen, the phase transitions
occur at the moment the current becomes zero. Zero current switching elim-
inates the switching loss caused by the product of current through a switch
and voltage across a switch at the switching instance because the current is
zero. This increases system efficiency and enables increased switching fre-
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Figure 2.7: Phase 1 signal and inductor current of the proposed SC
converter.
quency. As can be seen in the impedance plot (Fig. 2.4), resonant operation
reduces the output impedance. This reduces losses in the converter allowing
the converter to achieve higher power densities and higher efficiencies.
2.2 Two-Phase Resonant Dickson Converter
Limitations
Although the inductor successfully introduces a sinusoidal current waveform
through resonance, current transients still occur in a two-phase Dickson con-
verter as demonstrated in [26, 27] and shown in Fig. 2.8 and Fig. 2.9. This
is because impulse current can circulate between parallel capacitor branches,
and large current transients occur if two parallel branches are connected when
the branches have different terminal voltages. As a result, resonant operation
of the converter does not guarantee sinusoidal current in all the capacitors
and switches at all times.
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Figure 2.8: Inductor and switch
currents in two-phase resonance.
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Figure 2.9: Capacitor C1 current in
two-phase resonance.
To further illustrate this, the capacitor voltage mismatch and capacitor
current is shown in Fig. 2.10. Thus, current transients occur at the phase
transitions even though the bulk of the switch and capacitor current wave-
forms take the shape of a rectified sinusoid. The current spike in capacitor C1
occurs at the transition due to the charge sharing between C1 and the series
connection of C2 and C3 (Fig 2.2). In Fig. 2.10, it is shown that VC3 − VC2
does not equal VC1 at the start of phase 2. This is discussed in detail in
[22]. Similarly, current transients occur during the transition from phase 2
to phase 1 because VC2 − VC1 does not equal VCout − VC3 at the transition.
The currents in other switches are not shown, but all have waveforms similar
that that shown in Fig. 2.8. Thus, despite the resonating inductor current,
current transients are still inevitable in a two-phase Dickson converter, and
resonant operation brings limited benefits. It is for this reason that resonant
operation of a Dickson SC Converter has to date not been widely used.
7
Figure 2.10: Capacitor voltage mismatch and capacitor current during
resonant two-phase operation.
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CHAPTER 3
SPLIT-PHASE CONTROL
IMPLEMENTATION IN THE DICKSON
CONVERTER
3.1 Control Methodology
The work in [22, 28, 18] presented a solution to eliminate the current transient
of the Dickson converters by using split-phase control. With split-phase
control, each of the two typical phases is split into a primary phase and a
secondary phase. In this work, this technique is combined with resonance to
achieve zero current switching in all the switches of a Dickson converter. A
diagram of the four phases as a result of the split-phase control can be seen
in Fig. 3.1.
It can be seen that the primary phases (‘a’ phases) of the four phase
switching sequence are the same as the phases in Fig. 2.2, while the secondary
phases (‘b’ phases) circuit connections are a subset of the primary phases.
The switching sequence implemented in this work is:
Phase 1b → Phase 1a → Phase 2b → Phase 2a
Since the direct transition between phase 1a and phase 2a results in mis-
match voltages among capacitors, split-phase control works by selectively
charging and discharging the capacitors in phase 1b and phase 2b so that
KVL can be satisfied before the transition to the primary phases. For exam-
ple, at the end of phase 1a, the capacitor voltages are as in the two-phase
operation:
VC1 > VC3 − VC2.
Instead of transitioning directly to phase 2a, and incurring charge sharing
losses, the circuit transitions to phase 2b first. As can be seen in Fig. 3.1, in
phase 2b, C2 discharges and C3 charges, and thus, VC3 − VC2 increases. The
turn-on of switch S5, which connects C1 to C2 and C3, is delayed until
VC1 = VC3 − VC2.
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Figure 3.1: Split-phase operation of a 1-to-4 Dickson converter.
Therefore, when S5 turns on, which marks the transition from phase 2b to
phase 2a, the two capacitor branches have equal terminal voltage, satisfying
KVL and eliminating the current transient. Similarly, switch S8 is delayed
from the original two-phase control to achieve the transition from phase 2a
to 1b and then to 1a. In split-phase control, switches S5 and S8 operate as
diodes, blocking negative current and allowing positive current. In a GaN
transistor implementation, while zero current turn-on is not achieved on S5
and S8, these two switches only turn on when the voltage across them is zero,
and thus zero voltage turn-on is achieved.
3.2 Split-Phase Simulation
Simulations were performed to verify and demonstrate the results of split-
phase control. After split-phase is introduced, current spikes that were de-
scribed in the previous chapter were eliminated. The analog to the figure
that shows the capacitor voltage mismatch at the transition (Fig. 2.10) for
10
Figure 3.2: Capacitor voltage mismatch elimination and capacitor current
during resonant split-phase operation.
split-phase control is seen in Fig. 3.2. As one can see, the voltage mismatch
is eliminated by the delayed turn-on of the switch. Figures 3.3 and 3.4 show
split-phase signals and corresponding switch currents. This further demon-
strates that current transients are eliminated in these switches. Figure 3.5
shows capacitor C1 current during split-phase control. The current spikes
are eliminated, and the current waveform is much more sinusoidal than in
the two-phase resonant version of the converter.
After applying this technique, we can look again at the output resistance
in the idealized model of the SC converter. This is shown in Fig. 3.6. At the
resonant point of operation, the output resistance is further reduced when
using split-phase control. This is very important because these reduced losses
allow the designer to use smaller capacitors (increased energy density) and
achieve higher efficiencies.
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Figure 3.5: Capacitor C1 current in split-phase resonance.
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Figure 3.6: Simulated output impedance of the Dickson converter with
split-phase control.
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CHAPTER 4
HARDWARE RESULTS OF A RESONANT
SPLIT-PHASE CONTROLLED DICKSON
CONVERTER
4.1 Hardware Setup
A prototype of the described 1:4 Dickson converter was built and tested in
order to validate the proposed technique. The test setup block diagram is
shown in Fig. 4.1. A PC is used to both program the microcontroller and
Power supply
Variable load
Input current and 
voltage measurement
Output current and 
voltage measurement
C2000 microcontroller
Switched-capacitor converter circuit
PC
Figure 4.1: High level block diagram level test setup for prototype.
communicate with differential multimeters (DMMs). The microcontroller
has PWM outputs that control switches with open loop control. A power
supply provides power to the circuit while a variable resistive load is used to
load the converter. Both input and output power measurements are made
with DMMs which measure current and voltage. With this data, efficiencies
at various operating points can be calculated.
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Microcontroller
Logic translator
Level shifters
Gate drivers
GaN transistors
Figure 4.2: Digital control data flow diagram for experimental prototype.
The microcontroller generates high resolution PWM waveforms for the six
control signals. A logic level translator is needed for this prototype because
the microcontroller signals are based on 3.3 V logic while the level shifters
require 5 V logic signals. Gate drivers are then used to turn the transistors
on and off according to the control method. This digital data flow process is
shown in Fig. 4.2.
Two circuit prototypes will be shown that implemented the described cir-
cuit. A system schematic of the circuit can be seen in Fig. 4.3. LS refers to
level shifters while GD references gate drivers. The first layout was made to
be able to test a variety of different capacitors and inductors while the second
revision is compact. The power stage of the first revision of the converter can
be seen in Fig. 4.4 and the updated revision is seen in Fig. 4.5. The total
volume of the power stage of the most recent revision is 0.0707 in3, including
the thickness of the PCB, but not including the level-shifting circuitry or the
microcontroller. For reference, the total volume of the microcontroller and
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Figure 4.3: System schematic of the experimental prototype.
Figure 4.4: Power stage first
revision of Dickson converter.
Figure 4.5: Power stage of second
revision of Dickson converter.
level-shifters was 0.037 in3. These components were not optimized for size
and were laid out for easy debugging on the PCB. Moreover, in a commer-
cial implementation, they would likely be implemented in a single package.
The PCB used in this design is standard thickness, 0.062 inches, and the
maximum component height is 0.047 inches, which results in over half of the
converter volume taken up by the PCB. Thus, a thinner PCB would greatly
reduce converter volume.
To gain a better understanding of what components take up what portion
of converter area, Fig. 4.6 shows the relative area footprint of devices. The
inductor makes up a small portion of the total area of the power stage while
the capacitors footprint (Cin, C1, C2, C3, and Cout) is more substantial. A
complete component listing is presented in Table 4.1. It should be noted that
the individual components were selected to handle a 100 V to 400 V step-up,
but thermal limitations prevented this voltage level from being realized.
16
Figure 4.6: Converter power stage component area breakdown.
4.2 Experimental Results
The prototypes were tested to ensure functionality of the design and demon-
strate the ability of the proposed control techniques to enable high power
densities at high efficiencies. In order to verify the control, gate signals
are shown. The gate signals demonstrating the aforementioned split-phase
control can be seen in Fig. 4.7. The P2 signal, which controls switches
S1, S3,&S7, and P1 signal, which controls S2, S4,&S6, are complementary,
with dead times implemented. The nominal duty cycles for these two signals
are 0.5. The split-phase signals for switches S5 and S8 are shown as P1,SP
and P2,SP . There is delayed turn-on of these switches, and the positive duty
cycles of the switches are 0.375.
The control indeed produces the expected resonant inductor current wave-
form which can be seen in Fig. 4.8. One can see that the current waveform
is the expected rectified sinusoid. In order to achieve full zero current switch-
ing in the presence of component value variations, the period of the converter
was manually adjusted until the maximum systemwide efficiency was found.
The same method was performed with the split-phase turn-on times in or-
der to eliminate current transients between capacitors. Figure 4.9 shows a
split-phase signal that turns on switch S5 (which connects capacitor C1 to
17
Table 4.1: Component Listing of the 1:4 Dickson Converter.
Component Part Number Parameters
S1 - S5, S8 EPC2016 100 V, 16 mΩ, 11 A
S6, S7 EPC2010 200 V, 25 mΩ, 12 A
Cin GRM21AR72A334KAC5L 100 V, 0.33 µF
C1, C2 C1812C104K2RACTU 200 V, 0.1 µF
C3, Cout C1812V104KCRACTU 500 V, 0.1 µF
Gate drivers LM5113 Half-bridge GaN driver
LM5114 Low-side GaN driver
Gate resistors ERJ-2GEJ1R1X 1.1 Ω
Gate driver caps. C0402C105K9PACTU 1 µF
L IHLP2020ABERR10M01 13.5 A, 0.1 µH
Level-shifting ADUM5210
Micro-controller TMS320F28069
the series connection of C3 − C2) and the voltage of capacitor C1. The cur-
rent in C1 cannot be easily directly measured, but the voltage across C1 can
be used to estimate the current. Large current spikes will cause large, sud-
den changes in capacitor voltage. It can be seen here that capacitor voltage
does not have any abrupt changes (Fig. 3.2) at the transition time which
would correspond to capacitor voltage mismatch (Fig. 2.10). This means the
split-phase control is working as intended.
In the second revision of the converter, the maximum power output of this
converter prototype is 104.4 W. The achieved converter performance of the
second revision is tabulated in Table 4.2. The converter achieved 92 % peak
Table 4.2: Achieved Converter Performance.
Vin 25 V
Vout 100 V nominal
Iload 1.2 A
Pout 104.4 W
fsw 1.2 MHz
PowerDensity 1470 W/in3
efficiency by using the advanced control techniques to eliminate hard charging
current transients. The measured efficiency of the converter is plotted in Fig.
4.10 and 4.11 for a nominal voltage step-up of 25 V to 100 V. The output
impedance of the converter was also measured and can be seen in Fig. 4.12.
The impedance was measured when the converter was operating without an
18
Figure 4.7: Control signals P2, P1, P2,SP , P1,SP .
inductor in the conventional hard-switched case and also during the proposed
resonant split-phase operation. The output impedance is greatly reduced by
using the proposed techniques. Figure 4.13 shows a thermal image of the
converter in operation at 125 ◦C which is the rated temperature at which
the GaN devices are able to operate. Thermal limitations prevented the
converter from achieving higher power at the output. One advantage of
switched capacitor converters is that switches are distributed throughout the
circuit, so heat is also distributed throughout the circuit. This allows higher
overall power dissipation in each switch compared to a boost converter.
19
Figure 4.8: Resonant inductor current at 25 V input, 1.5 A output, 100 V
output.
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Figure 4.9: Capacitor C1 voltage 25 V input, 0.5 A output, 100 V output
and split-phase signal.
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Figure 4.10: Measured efficiency of the first revision of the
resonant converter at the input voltage of 25 V, and nominal
output voltage of 100 V.
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Figure 4.11: Measured efficiency of the second revision of the
resonant converter at the input voltage of 25 V, and nominal
output voltage of 100 V.
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Figure 4.12: Measured output impedance of the Dickson SC converter
prototype.
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Figure 4.13: Thermal photo of the first revision of the Dickson converter at
the thermal limit.
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CHAPTER 5
CONCLUSIONS
This thesis presented a resonant Dickson SC converter which uses a single
inductor at the low voltage side to create resonance operation. The split-
phase control scheme is used to ensure zero current switching for all switches.
With ZCS, both capacitor charge redistribution losses and switching losses
are minimized, resulting in a converter with higher power density and higher
efficiency than conventional designs. A discrete converter prototype is built
using GaN transistors, which demonstrates the advanced control method
described in this paper. The power stage of the most recent revision of
the converter prototype achieves a high power density of 1470 W/in3 or
89.7 kW/L. This demonstrates a high efficiency, high power density resonant
Dickson converter.
This work provides a proof of concept for high power density, high effi-
ciency switched capacitor converters, and there are many opportunities to
expand of this work. In the future, it should be demonstrated that these
converters can made more efficient by reducing switching frequency. This
could greatly reduce switching losses and make the topology practical for
many applications. This converter topology is also bi-directional and can be
tested as such. Further, output voltage regulation is possible in the Dickson
converter, and a closed loop control method can be combined with resonance
and split-phase control. Control schemes can also be implemented in the
control to optimize the split phase times and dead times of switches. Fi-
nally, there are opportunities to create custom level shifting devices to drive
transistors in a more efficient manner.
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APPENDIX A
PROTOTYPE PCB SCHEMATICS
Figures A.1 and A.2 show schematics of the board layout. These schemat-
ics are made in Cadence OrCAD and contain all components of the PCB
prototype.
26
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Figure A.1: Schematic of PCB board for first prototype.
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Figure A.2: Schematic of PCB board for second prototype.
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APPENDIX B
PROTOTYPE PCB LAYER FILES
This appendix provides photos of artwork files of the first and second revisions
of the PCB prototypes earlier described. Figures B.1, B.2, B.3, B.4, and B.5
show the first revision top copper, layer 2 copper, layer 3 copper, bottom
copper, and silkscreen layers respectively. Figures B.6, B.7, B.8, B.9, and
B.10 show the second revision top copper, layer 2 copper, layer 3 copper,
bottom copper, and silkscreen layers respectively.
29
Figure B.1: Top copper layer of PCB board for first prototype.
30
Figure B.2: Layer two copper of PCB board for first prototype.
31
Figure B.3: Layer three copper of PCB board for first prototype.
32
Figure B.4: Bottom copper of PCB board for first prototype.
33
Figure B.5: Silkscreen layer of PCB board for first prototype.
34
Figure B.6: Top copper layer of PCB board for second prototype.
35
Figure B.7: Layer two copper of PCB board for second prototype.
36
Figure B.8: Layer three copper of PCB board for second prototype.
37
Figure B.9: Bottom copper of PCB board for second prototype.
38
Figure B.10: Silkscreen layer of PCB board for second prototype.
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APPENDIX C
C2000 SOURCE CODE
This appendix includes microcontroller source code that implemented the
split-phase control strategy described in this thesis.
1
2
3 #inc lude ” F2806x Device . h” // F2806x H e a d e r f i l e
4 #inc lude ”F2806x Examples . h” // F2806x Examples H e a d e r f i l e
5 #inc lude ”F2806x EPwm defines . h” // u s e f u l d e f i n e s f o r
i n i t i a l i z a t i o n
6
7 void HRPWM1 Config( Uint16 ) ;
8 void HRPWM2 Config( Uint16 ) ;
9 void HRPWM3 Config( Uint16 ) ;
10 void HRPWM4 Config( Uint16 ) ;
11 void HRPWM5 Config( Uint16 ) ;
12 void HRPWM6 Config( Uint16 ) ;
13
14 Uint16 i , j , DutyFine , n , update ;
15
16 Uint32 temp ;
17 f l o a t D, DP1SP, DP2SP;
18 i n t delay2 , delay3 , delay4 , delay5 , de lay6 ;
19 i n t T, MEP;
20
21 void main ( void )
22 {
23
24 I n i t S y s C t r l ( ) ;
25
26 InitEPwm1Gpio ( ) ;
27 InitEPwm2Gpio ( ) ;
28 InitEPwm3Gpio ( ) ;
29 InitEPwm4Gpio ( ) ;
30 InitEPwm5Gpio ( ) ;
40
31 InitEPwm6Gpio ( ) ;
32
33 DINT;
34
35 I n i t P i e C t r l ( ) ;
36
37 // Disab le CPU i n t e r r u p t s and c l e a r a l l CPU i n t e r r u p t f l a g s :
38 IER = 0x0000 ;
39 IFR = 0x0000 ;
40
41 In i tP ieVectTable ( ) ;
42
43
44 update =0;
45 DutyFine =0;
46
47 EALLOW;
48 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 0 ;
49 EDIS ;
50
51 T=64; // Period = 65 f o r . 1 uF , . 1uH. per iod =225 f o r
. 2uF , 1uH
52 D = . 4 9 ; // duty i s time in f i r s t p o s i t i o n as i n d i c a t e d
by ’down up ’ e t c
53 DP1SP = . 3 7 5 ; //
54 DP2SP = . 3 9 ; //
55
56
57 delay2 = 4 ;
58 delay3 = 5 ; // per iod + delay3
59 delay4 = 1 ;
60 delay5 = 2 ;
61 delay6 = 3 ;
62
63 MEP = 40 ;
64
65 HRPWM1 Config(T) ; // ePWM1 target , Period = T, down up
66 HRPWM2 Config(T) ; // ePWM2 target , Period = T, up down
67 HRPWM3 Config(T) ; // ePWM3 target , Period = T, down up
68 HRPWM4 Config(T) ; // ePWM4 target , Period = T, up down
69 HRPWM5 Config(T) ; // ePWM5 target , Period = T, down up
70 HRPWM6 Config(T) ; // ePWM6 target , Period = T, up down
71
41
72 EALLOW;
73 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 1 ;
74 EDIS ;
75
76
77 EPwm1Regs .CMPA. h a l f .CMPAHR = MEP+15<< 8 ; // F, de lay =>
s h i f t to r i g h t
78 EPwm2Regs .CMPA. h a l f .CMPAHR = MEP+20 << 8 ; // F
79 EPwm3Regs .CMPA. h a l f .CMPAHR = MEP+12 << 8 ; // F
80 EPwm4Regs .CMPA. h a l f .CMPAHR = MEP << 8 ; // F
81 EPwm5Regs .CMPA. h a l f .CMPAHR = MEP+12 << 8 ; // F
82 EPwm6Regs .CMPA. h a l f .CMPAHR = MEP+10 << 8 ; // F
83
84 whi le (1 )
85 {
86
87 }
88 }
89 void HRPWM1 Config( Uint16 per iod )
90 {
91 // ePWM1 r e g i s t e r c o n f i g u r a t i o n with HRPWM
92 // ePWM1A t o g g l e low/ high with MEP c o n t r o l on Ris ing edge
93
94 EPwm1Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
95 EPwm1Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
96 EPwm1Regs .CMPA. h a l f .CMPA = per iod ∗D−2; // s e t
duty 50% i n i t i a l l y
97 EPwm1Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
98 // EPwm1Regs .TBPHS. a l l = 0 ;
99 EPwm1Regs .TBPHS. h a l f .TBPHS = 0 ; // Time−Base Phase
Reg i s te r , master ’ s phase = 0
100 EPwm1Regs .TBCTR = 0 ;
101
102 EPwm1Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
103 EPwm1Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // EPwm1 i s
the Master
104 EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
105 EPwm1Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
106 EPwm1Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
107
42
108 EPwm1Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
109 EPwm1Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
110
111 EPwm1Regs .AQCTLA. b i t .ZRO = AQ SET; // PWM t o g g l e
low/ high
112 EPwm1Regs .AQCTLA. b i t .CAU = AQ CLEAR;
113
114 EALLOW;
115 EPwm1Regs .HRCNFG. a l l = 0x0 ;
116 EPwm1Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP c o n t r o l on
Ris ing edge
117 EPwm1Regs .HRCNFG. b i t .CTLMODE = HR CMP;
118 EPwm1Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
119
120 EDIS ;
121 }
122
123 void HRPWM2 Config( Uint16 per iod )
124 {
125 // ePWM2 r e g i s t e r c o n f i g u r a t i o n with HRPWM
126
127 EPwm2Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
128 EPwm2Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
129 EPwm2Regs .CMPA. h a l f .CMPA = per iod ∗D+2; // s e t
duty 50% i n i t i a l l y
130 EPwm2Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
131 // EPwm2Regs .TBPHS. a l l = 0 ;
132 EPwm2Regs .TBPHS. h a l f .TBPHS = delay2 ; // Time−Base
Phase Reg i s te r , master ’ s phase = 0
133 EPwm2Regs .TBCTR = 0 ;
134
135 EPwm2Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
136 EPwm2Regs .TBCTL. b i t .PHSEN = TB ENABLE; // EPwm2 i s
the Slave
137 EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
138 EPwm2Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
139 EPwm2Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
140
141 EPwm2Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
142 EPwm2Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
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143
144 EPwm2Regs .AQCTLA. b i t .ZRO = AQ CLEAR; // PWM
t o g g l e low/ high
145 EPwm2Regs .AQCTLA. b i t .CAU = AQ SET;
146
147 EALLOW;
148 EPwm2Regs .HRCNFG. a l l = 0x0 ;
149 EPwm2Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
c o n t r o l on F a l l i n g edge
150 EPwm2Regs .HRCNFG. b i t .CTLMODE = HR CMP;
151 EPwm2Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
152
153 EDIS ;
154 }
155
156 void HRPWM3 Config( Uint16 per iod )
157 {
158 // ePWM3 r e g i s t e r c o n f i g u r a t i o n with HRPWM
159
160 EPwm3Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
161 EPwm3Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
162 EPwm3Regs .CMPA. h a l f .CMPA = per iod ∗ (1−DP1SP) ; //
s e t duty 50% i n i t i a l l y
163 EPwm3Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
164 // EPwm3Regs .TBPHS. a l l = 0 ;
165 EPwm3Regs .TBPHS. h a l f .TBPHS = delay3 ; // Time−Base Phase
Reg i s te r , master ’ s phase = 0
166 EPwm3Regs .TBCTR = 0 ;
167
168 EPwm3Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
169 EPwm3Regs .TBCTL. b i t .PHSEN = TB ENABLE; // EPwm3 i s
the Slave
170 EPwm3Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
171 EPwm3Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
172 EPwm3Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
173
174 EPwm3Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
175 EPwm3Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
176
177 EPwm3Regs .AQCTLA. b i t .ZRO = AQ CLEAR; // PWM
44
t o g g l e high / low
178 EPwm3Regs .AQCTLA. b i t .CAU = AQ SET;
179
180 EALLOW;
181 EPwm3Regs .HRCNFG. a l l = 0x0 ;
182 EPwm3Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
c o n t r o l on f a l l i n g edge
183 EPwm3Regs .HRCNFG. b i t .CTLMODE = HR CMP;
184 EPwm3Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
185 EDIS ;
186 }
187
188 void HRPWM4 Config( Uint16 per iod )
189 {
190 // ePWM1 r e g i s t e r c o n f i g u r a t i o n with HRPWM
191
192 EPwm4Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
193 EPwm4Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
194 EPwm4Regs .CMPA. h a l f .CMPA = per iod ∗ D−2; // s e t
duty 50% i n i t i a l l y
195 EPwm4Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
196 // EPwm4Regs .TBPHS. a l l = 0 ;
197 EPwm4Regs .TBPHS. h a l f .TBPHS =delay4 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
198 EPwm4Regs .TBCTR = 0 ;
199
200 EPwm4Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
201 EPwm4Regs .TBCTL. b i t .PHSEN = TB ENABLE; // EPwm1 i s
the Master
202 EPwm4Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
203 EPwm4Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
204 EPwm4Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
205
206 EPwm4Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
207 EPwm4Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
208
209 EPwm4Regs .AQCTLA. b i t .ZRO = AQ SET; // PWM t o g g l e
low/ high
210 EPwm4Regs .AQCTLA. b i t .CAU = AQ CLEAR;
211
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212 EALLOW;
213 EPwm4Regs .HRCNFG. a l l = 0x0 ;
214 EPwm4Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP c o n t r o l on
Ris ing edge
215 EPwm4Regs .HRCNFG. b i t .CTLMODE = HR CMP;
216 EPwm4Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
217 EDIS ;
218 }
219
220 void HRPWM5 Config( Uint16 per iod )
221 {
222 // ePWM2 r e g i s t e r c o n f i g u r a t i o n with HRPWM
223
224 EPwm5Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
225 EPwm5Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
226 EPwm5Regs .CMPA. h a l f .CMPA = per iod ∗D+2; // s e t
duty 50% i n i t i a l l y
227 EPwm5Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
228 // EPwm5Regs .TBPHS. a l l = 0 ;
229 EPwm5Regs .TBPHS. h a l f .TBPHS = delay5 ; // Time−Base Phase
Reg i s te r , s lave ’ s phase = phi
230 EPwm5Regs .TBCTR = 0 ;
231
232 EPwm5Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
233 EPwm5Regs .TBCTL. b i t .PHSEN = TB ENABLE; // EPwm2 i s
the Master
234 EPwm5Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
235 EPwm5Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
236 EPwm5Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
237
238 EPwm5Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
239 EPwm5Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
240
241 EPwm5Regs .AQCTLA. b i t .ZRO = AQ CLEAR; // PWM
t o g g l e low/ high
242 EPwm5Regs .AQCTLA. b i t .CAU = AQ SET;
243
244 EALLOW;
245 EPwm5Regs .HRCNFG. a l l = 0x0 ;
246 EPwm5Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
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c o n t r o l on F a l l i n g edge
247 EPwm5Regs .HRCNFG. b i t .CTLMODE = HR CMP;
248 EPwm5Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
249
250 EDIS ;
251 }
252
253 void HRPWM6 Config( Uint16 per iod )
254 {
255 // ePWM4 r e g i s t e r c o n f i g u r a t i o n with HRPWM
256
257 EPwm6Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; // s e t
Immediate load
258 EPwm6Regs .TBPRD = period −1; // PWM
frequency = 1 / per iod
259 EPwm6Regs .CMPA. h a l f .CMPA = per iod ∗ DP2SP; // s e t
duty
260 EPwm6Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
261 // EPwm6Regs .TBPHS. a l l = 0 ;
262 EPwm6Regs .TBPHS. h a l f .TBPHS = per iod ∗ (1 − D + DP2SP) + delay6
; // Time−Base Phase Reg i s te r , s lave ’ s phase = phi
263 EPwm6Regs .TBCTR = 0 ;
264
265 EPwm6Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
266 EPwm6Regs .TBCTL. b i t .PHSEN = TB ENABLE; // EPwm4 i s
the Master
267 EPwm6Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
268 EPwm6Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
269 EPwm6Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
270
271 EPwm6Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
272 EPwm6Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
273
274 EPwm6Regs .AQCTLA. b i t .ZRO = AQ SET; // PWM
t o g g l e
275 EPwm6Regs .AQCTLA. b i t .CAU = AQ CLEAR;
276
277 EALLOW;
278 EPwm6Regs .HRCNFG. a l l = 0x0 ;
279 EPwm6Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
c o n t r o l on f a l l i n g edge
280 EPwm6Regs .HRCNFG. b i t .CTLMODE = HR CMP;
47
281 EPwm6Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
282 EDIS ;
283 }
appendix/code.c
48
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